i.MX6ULL Porting Log (02): Project Layout, a Serial Port Trap, and the Current Board Baseline

· Dev.to

Read full story at source